

CLAIMS

- 1 1. A method for operating one or more transistors,
2 comprising:
3 providing a transistor comprising a buried channel layer
4 intermediate to a source and a drain, and a surface
5 layer intermediate to the buried layer and a gate;
6 applying a voltage to the gate to control a current
7 between the source and the drain; and
8 causing the current to flow predominately through the
9 buried channel layer by applying a back-bias voltage
10 to the transistor to modulate a free charge carrier
11 density distribution in the buried layer and in the
12 surface layer.
- 1 2. The method of claim 1, wherein applying the back-bias
2 voltage comprises substantially preventing formation of
3 an inversion region in the surface layer.
- 1 3. The method of claim 1, wherein applying the back-bias
2 voltage comprises selecting the back-bias voltage in
3 cooperation with the gate voltage to cause radio
4 frequency operation of the transistor.
- 1 4. The method of claim 1, wherein applying the voltage to
2 the gate comprises selecting a range of gate voltages to
3 operate the transistor in a substantially linear drain
4 current versus source voltage condition.
- 1 5. The method of claim 1, wherein applying the voltage to
2 the gate comprises operating the transistor as an analog
3 device.
- 1 6. The method of claim 5, wherein operating the transistor
2 comprises operating the transistor as a power device.

- 1 7. The method of claim 1, wherein the buried channel layer
2 has a heterojunction interface.
- 1 8. The method of claim 1, wherein the buried channel layer
2 comprises a strained semiconductor.
- 1 9. The method of claim 8, wherein the surface layer
2 comprises a semiconductor that is substantially strain-
3 free.
- 1 10. The method of claim 8, wherein the buried layer is
2 intermediate to the surface layer and a relaxed layer
3 comprising silicon and germanium.
- 1 11. The method of claim 8, wherein the strained
2 semiconductor is under tensile strain, and applying the
3 back-bias voltage comprises causing the buried channel
4 layer to provide an n-type channel, and further
5 comprising providing a second transistor associated with
6 the first transistor and comprising a second buried
7 channel layer comprising a semiconductor under
8 compressive strain, and further comprising applying a
9 second back-bias voltage to the second transistor to
10 cause the second buried channel layer to provide a p-type
11 channel.
- 1 12. The method of claim 1, wherein the buried channel layer
2 comprises a quantum well.
- 1 13. The method of claim 1, wherein applying the back-bias
2 voltage comprises applying the back-bias voltage to one
3 of a substrate and an intermediate layer adjacent to the
4 transistor.
- 1 14. A semiconductor device, comprising:
2 a transistor comprising a buried channel layer
3 intermediate to a source and a drain, and a surface
4 layer intermediate to the buried layer and a gate;

5 a terminal facilitating application of a voltage to the
6 gate to control a current between the source and the
7 drain; and

8 a charge carrier modulator facilitating application of a
9 back-bias voltage to the transistor to modulate a free
10 charge carrier density distribution in the buried
11 layer and in the surface layer to cause the current to
12 flow predominately through the buried channel layer.

1 15. The device of claim 14, wherein the buried channel layer
2 comprises a semiconductor under tensile strain.

1 16. The device of claim 15, wherein the buried channel layer
2 consists substantially of silicon.

1 17. The device of claim 15, wherein the buried channel layer
2 comprises silicon and germanium.

1 18. The device of claim 14, wherein the buried channel layer
2 has a heterojunction interface that is associated with a
3 heterojunction offset, the offset promoting confinement
4 of free charge carriers in the buried channel layer.

1 19. The device of claim 18, wherein the heterojunction
2 offset is one of a type I offset and a type II offset.

1 20. The device of claim 18, wherein the buried channel layer
2 is a quantum well.

1 21. The device of claim 14, wherein the device is an analog
2 device.

1 22. The device of claim 14, wherein the buried channel layer
2 comprises a semiconductor under compressive strain.

1 23. The device of claim 22, wherein the buried channel layer
2 consists substantially of germanium.

1 24. The device of claim 22, wherein the buried channel layer
2 comprises silicon and germanium.

1 25. The device of claim 14, further comprising a relaxed
2 layer comprising silicon and germanium, in contact with
3 the buried layer on a side opposite to the surface layer.

1 26. The device of claim 14, wherein the buried channel layer
2 comprises a semiconductor under tensile strain providing
3 an n-type channel, and further comprising a second
4 transistor associated with the first transistor and
5 comprising a second buried channel layer comprising a
6 second semiconductor under compressive strain providing a
7 p-type channel.

2447839